TI Precision Labs - PCIe: PCIe Layout Guidelines

Search TI's collection of signal conditioners for PCIe, SAS, and SATA products.

In this series we are going to discuss board layout recommendations for the
peripheral component interconnect express or PCle.  PCIe is a
high-performance interconnect that enables high bandwidth, scalable, error
detection, and hot-swap functionality across multiple clock boundaries. To
accommodate high bandwidth and scalability, multiple traces carrying
high-speed data at 16Gbps or higher are used.  These high-speed lanes
require special considering when designing a PCB layout.   

We offer an extensive portfolio of low-power, low-latency, multi-channel redrivers, redrivers and passive switches that support the PCIe®, UPI, CXL™, SAS and SATA protocols.

Find transceivers, SerDes and signal conditioners from Texas Instruments for more than 20 protocols

Download and install TINA-TI, the preferred simulator used exclusively with TI Precision Labs.
Be the first to comment